This role leads the architecture design and optimization of HV devices on advanced BCD nodes ranging from 180nm to 55nm.
Must-have
Nice-to-have
Not specified