The role involves developing logic design and integrating compute IP blocks for AI SoCs at the full-chip level.
Must-have
Nice-to-have
Not specified