Lead, develop, and manage a team of PDK and design methodology engineers to deliver robust PDK collateral for internal and external design communities for ASIC EM/IR, ESD PERC and High Voltage domain check methodologies.
Must-have
Nice-to-have
Not specified