The focus of this work is the further development of an existing implementation of a control loop on an FPGA, extending it with adaptive strategies that enable different control behaviors depending on operational conditions.
Must-have
Nice-to-have
Not specified