Sta Timing Engineer

Cisco

Armenia
Static timing analysis (sta)
Sdc validation
Timing exception handling
Join a dynamic Test Timing Engineering team dedicated to ensuring robust timing constraints for advanced chip designs

Job Summary

  • Join a dynamic Test Timing Engineering team dedicated to ensuring robust timing constraints for advanced chip designs.
  • You will play a pivotal role in developing and validating timing constraints that ensure accuracy and reliability.
  • The atmosphere fosters innovation, continuous learning, and strong cross-functional collaboration.

Matching Summary

Join a dynamic Test Timing Engineering team dedicated to ensuring robust timing constraints for advanced chip designs.

Skills & Requirements

Must-have

  • Static Timing Analysis (STA)
  • SDC validation
  • timing exception handling
  • scripting languages proficiency

Nice-to-have

  • strong communication skills
  • collaborative team environment
  • experience with synthesis tools

Key Requirements

  • Bachelor’s degree in electrical or computer engineering
  • 8+ years of relevant work experience
  • Master’s degree with 6+ years of experience

Work Rights

Not specified

Tailored Resume

Cover Letter