As Lead DV Engineer focusing on IP Verification & Validation, you will be responsible for carrying out design validation for Altera next generation IP's across the Altera FPGA IP product portfolios.
Base: $142.6k - $206.5k USD; Bonus/Equity: incentive opportunities; Benefits: Not specified
Must-have
Nice-to-have
Eligible for U.S. export authorizations