** Analog Devices is seeking a Senior Design Verification Engineer in Valencia, Spain, to drive verification strategies and develop verification environments using System Verilog and UVM. The ideal candidate will have a strong background in digital design, verification methodologies, and experience with simulation tools. **
Must-have
Nice-to-have
US Citizens, US Permanent Residents, or protected individuals may be exempt from export licensing review; others require review