The individual is responsible for the physical implementation of IP, Subsystem or IC design.
Must-have
Nice-to-have
Not specified