As a member of the Mixed Signal team, the candidate will work with senior circuit designers in the design, validation and characterization of mixed signal and analog IP blocks for SOC
Job Summary
As a member of the Mixed Signal team, the candidate will work with senior circuit designers in the design, validation and characterization of mixed signal and analog IP blocks for SOC.
The IPs include PLL, DLL, SERDES, high speed IO and data converters, etc. for sub-14nm technologies.
The candidate will have exposure to a broad range of circuit and technologies.
Matching Summary
As a member of the Mixed Signal team, the candidate will work with senior circuit designers in the design, validation and characterization of mixed signal and analog IP blocks for SOC.