Tenstorrent is seeking a passionate Sr. Staff Design Verification Engineer for RISC-V CPU clusters in Bengaluru, India. The role involves architecting and developing verification infrastructure, requiring strong expertise in SystemVerilog, UVM, and multi-IP integration.
Must-have
Nice-to-have
Eligibility to access U.S. export-controlled technology