This role focuses on defining the state-of-the-art CPU end-to-end power handling and next generation power management architecture.
Must-have
Nice-to-have
Not specified