This role focuses on defining the state-of-the-art end-to-end CPU power handling architecture for next-generation products.
Must-have
Nice-to-have
Not specified