Lead Cpu Design Engineer

Intel

Phoenix, Arizona, United States
Base: $164,470.00-232,190.00 usd annually; bonus/e...
Hybrid
6+ years cpu logic design experience
Rtl coding and simulation expertise
Power performance area timing optimization
Intel is seeking a highly skilled CPU Logic Design Engineer to shape the architecture of cutting-edge processors that drive the future of computing

Job Summary

  • Intel is seeking a highly skilled CPU Logic Design Engineer to shape the architecture of cutting-edge processors that drive the future of computing.
  • The role involves developing logic designs, performing RTL coding, and optimizing for power, performance, area, and timing goals within system-on-chip environments.
  • Candidates will benefit from a competitive total compensation package including stock bonuses, health benefits, retirement plans, and a hybrid work model.

Matching Summary

Intel is seeking a highly skilled CPU Logic Design Engineer to shape the architecture of cutting-edge processors that drive the future of computing.

Salary

Base: $164,470.00-232,190.00 USD annually; Bonus/Equity: Stock bonuses included; Benefits: Health, retirement, and vacation programs

Skills & Requirements

Must-have

  • 6+ years CPU logic design experience
  • RTL coding and simulation expertise
  • Power performance area timing optimization
  • Microarchitecture fundamentals knowledge
  • Debugging RTL implementation issues
  • Assembly language functional testing

Nice-to-have

  • Strong cross-functional collaboration skills
  • Ability to deliver under tight deadlines
  • Enthusiasm for industry innovation trends
  • Experience with complex multi-site teams

Key Requirements

  • Bachelor's degree in Electrical or Computer Engineering
  • 6+ years experience with Bachelor's in CPU logic design
  • 4+ years experience with Master's degree in related field
  • 2+ years experience with PhD in CPU logic design
  • Expertise in Intel Architecture CPU design concepts

Work Rights

Not specified

Tailored Resume

Cover Letter