Digital Ic Design Engineer (campus/new Grad/experienced)
NANYANG SINGTECH PTE. LTD.
Singapore, Singapore
Sgd 5,000 - 10,000 / monthly pm
**
Verilog hdl rtl coding
Asic/soc front-end design flow
Digital ic design and optimization
**
NANYANG SINGTECH PTE. LTD. is seeking both experienced Digital IC Design Engineers and recent graduates for a full-time role based in Singapore. The position involves core RTL development, collaboration with verification teams, and participation in the complete IC design front-end flow, with a focus on innovation in chip design.
**
Job Summary
We are a cutting-edge chip design company based in Singapore with a global vision, specializing in artificial intelligence, high-performance computing, and next-generation core chip solutions.
Work on core technology projects where your code will be transformed into silicon that changes the world, supported by exceptional mentorship and a competitive compensation package.
We highly value connections with local top-tier institutions and provide an ideal bridge from campus to career for outstanding students.
Matching Summary
Match Score: 75
**
NANYANG SINGTECH PTE. LTD. is seeking both experienced Digital IC Design Engineers and recent graduates for a full-time role based in Singapore. The position involves core RTL development, collaboration with verification teams, and participation in the complete IC design front-end flow, with a focus on innovation in chip design.
**
Salary
SGD 5,000 - 10,000 / Monthly
Skills & Requirements
Must-have
Verilog HDL RTL coding
ASIC/SoC front-end design flow
Digital IC design and optimization
Logic synthesis and static timing analysis
Design verification collaboration
Nice-to-have
Experience with CPU/GPU microarchitecture
Familiarity with AMBA bus protocols
Scripting languages Python and Tcl
Strong communication in English and Chinese
Collaborative team spirit
Key Requirements
Bachelor's or Master's degree in Microelectronics or related field
1+ years experience for experienced engineers
Proven block-level delivery through to tape-out
Proficiency in Verilog/VHDL
Familiarity with Synopsys/Cadence tools
New graduates from top universities encouraged to apply