The role involves developing logic design and RTL coding to generate cell libraries and IP blocks for full chip integration.
Must-have
Nice-to-have
Not specified