The role involves developing and supporting tool flows and methodologies for the backend power design of networking chips and SOCs.
Must-have
Nice-to-have
Not specified