The role involves developing logic design, RTL coding, and simulation to generate cell libraries and IP blocks for full chip designs.
Must-have
Nice-to-have
Not specified