Front-end Design Engineer | Rtl & Timing (staff)

Alphawave IP

Toronto, Canada
Base: influenced by qualifications, experience, lo...
Systemverilog rtl expertise
Synthesis & qor
Timing constraints & reviews
Own front-to-back implementation of complex IP: from micro-architecture & RTL in SystemVerilog to clean handoff for synthesis, CTS, and P&R

Job Summary

  • Own front-to-back implementation of complex IP: from micro-architecture & RTL in SystemVerilog to clean handoff for synthesis, CTS, and P&R.
  • Integrate LLM/agents to auto-triage logs & violations, lint constraints, detect regressions, surface QoR deltas, and recommend fixes/ECO candidates.
  • In addition to our comprehensive benefits package, employees are also eligible for additional compensation opportunities, including Restricted Stock Units (RSUs), short-term incentive program, Retirement & Saving Programs and participation in the Employee Stock Purchase Plan (ESPP).

Matching Summary

Own front-to-back implementation of complex IP: from micro-architecture & RTL in SystemVerilog to clean handoff for synthesis, CTS, and P&R.

Salary

Base: influenced by qualifications, experience, location, and internal equity; Bonus/Equity: RSUs, short-term incentive program, ESPP; Benefits: comprehensive benefits package, Health & Wellness programs, Comprehensive health plans, Wellness Spending Account (WSA), Employee Assistance Program (EAP), flexible time off options, Paid Vacation, Paid Holidays, Parental Leave

Skills & Requirements

Must-have

  • SystemVerilog RTL expertise
  • Synthesis & QoR
  • Timing constraints & reviews
  • Clocking & CTS inputs
  • Power analysis & optimization
  • Automation mindset

Nice-to-have

  • AI/agent tooling for automation
  • High-speed/mixed-signal interfaces
  • UPF/low-power implementation

Key Requirements

  • Bachelor/Master in Computer/Electrical Engineering
  • Substantial experience delivering silicon
  • Formal/LEC (Formality/Conformal)
  • Lint/CDC/RDC (SpyGlass)
  • Design Compiler / Fusion / PrimeTime
  • SDC mastery
  • ICC2 flows awareness
  • SAIF/VCD workflows
  • Tcl & Python for automation
  • LLMs/agents experience or enthusiasm

Work Rights

Not specified

Tailored Resume

Cover Letter