The role involves carrying out design validation for next-generation IP across Altera FPGA product portfolios.
Must-have
Nice-to-have
Not specified