This role involves creating testbenches using SystemVerilog and UVM, building high-quality verification environments, writing directed and constrained-random tests, debugging failures, and working closely with architecture, design, and emulation teams.
Base: USD 135,000 - 310,500 in North Carolina; Bonus/Equity: Not specified; Benefits: Not specified
Must-have
Nice-to-have
Not specified