Senior Fpga Ip Solution Design Engineer

Altera Corporation

Penang, Malaysia
**
Bachelor's degree in electrical or computer engineering
Proficiency in verilog/systemverilog rtl design
Experience with fpga custom ic or asic design
** Altera Corporation is seeking a Senior FPGA IP Solution Design Engineer in Penang, Malaysia. The role focuses on designing and verifying wireless IP cores for FPGA platforms, requiring a strong background in RTL design and collaboration with cross-functional teams. **

Job Summary

  • The role involves designing, developing, and verifying wireless IP cores for FPGA platforms while collaborating with system architects and verification engineers.
  • Candidates must demonstrate proficiency in RTL design coding and familiarity with simulation tools like Synopsys VCS, Questa, or Modelsim.
  • The position requires a strong understanding of high-speed serial interfaces such as Ethernet, CPRI, and eCPRI to deliver reliable high-performance solutions.

Matching Summary

Match Score: 75

** Altera Corporation is seeking a Senior FPGA IP Solution Design Engineer in Penang, Malaysia. The role focuses on designing and verifying wireless IP cores for FPGA platforms, requiring a strong background in RTL design and collaboration with cross-functional teams. **

Skills & Requirements

Must-have

  • Bachelor's degree in Electrical or Computer Engineering
  • Proficiency in Verilog/SystemVerilog RTL design
  • Experience with FPGA custom IC or ASIC design
  • Knowledge of timing closure and clock domain crossing

Nice-to-have

  • Familiarity with O-RAN architectures
  • Experience with Perl, TCL, Python, and shell scripts
  • Strong analytical and problem-solving skills
  • Proactive mindset promoting innovation

Key Requirements

  • Bachelor's degree in Electrical, Electronics, or Computer Engineering
  • Demonstrated excellence in product development from architecture to validation
  • Understanding of FPGA constraints and timing closure

Work Rights

Not specified

Tailored Resume

Cover Letter