The role involves logic design of component IPs which can be used to build an SoC chassis.
Must-have
Nice-to-have
Not specified