The role involves providing strategic and technical leadership to a team guiding the entire chip design lifecycle from Definition to Timing Closure.
Must-have
Nice-to-have
Not specified