The role involves leading RTL development for ASIC and FPGA projects from specification to netlist.
Must-have
Nice-to-have
Not specified