This role involves leading the full physical design flow for complex digital blocks and top-level SoCs from RTL to GDSII.
Must-have
Nice-to-have
Not specified