Lead Design Verification Engineer

NXP USA INC.

Pune, India
On-site
Uvm-based verification environments
System verilog and uvm
Metric-driven verification
NXP USA Inc. is seeking a Senior Design Verification Engineer for its Pune location, focusing on RTL functional verification for their next-generation automotive products. The role requires expertise in UVM and System Verilog for creating verification architectures, test plans, and driving verification metrics

Job Summary

  • Architect, enhance, and maintain advanced UVM-based and C-based verification environments for cutting-edge in-vehicle networking devices.
  • Define robust verification strategies, craft comprehensive test plans, and drive metric-driven verification to full closure.
  • Collaborate closely with world-class teams across Design, Architecture, Validation, and Firmware, ensuring seamless integration and adherence to rigorous automotive design and quality processes.

Matching Summary

Match Score: 85

NXP USA Inc. is seeking a Senior Design Verification Engineer for its Pune location, focusing on RTL functional verification for their next-generation automotive products. The role requires expertise in UVM and System Verilog for creating verification architectures, test plans, and driving verification metrics.

Skills & Requirements

Must-have

  • UVM-based verification environments
  • System Verilog and UVM
  • metric-driven verification
  • automotive design and quality processes
  • C/C++, Perl, Python scripting

Nice-to-have

  • world-class teams collaboration
  • cutting-edge automotive product line
  • reliability, safety, and performance

Key Requirements

  • 8+ Years of ASIC/SoC verification experience
  • B.S./M.S. Electrical/Computer Engineering
  • Proven Expertise with UVM and/or System Verilog
  • Experience with standard ASIC verification
  • Experience with low power verification (UPF/CPF Flow)
  • Experience with SVA Assertion
  • Experience with GIT, Jira, Confluence

Work Rights

Not specified

Tailored Resume

Cover Letter